

Digitally Programmable Delay Generator


AD9501

FEATURES

Single +5 V Supply
TTL and CMOS Compatible
10 ps Delay Resolution
2.5 ns to 10 µs Full-Scale Range
Maximum Trigger Rate 50 MHz
MIL-STD-883-Compliant Versions Available

APPLICATIONS
Disk Drive Deskewing
Data Communications
Test Equipment
Radar I & Q Matching

FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The AD 9501 is a digitally programmable delay generator which provides programmed time delays of an input pulse. Operating from a single +5 V supply, the AD 9501 is TTL- or CM OS-compatible, and is capable of providing accurate timing adjustments with resolutions as low as 10 ps. Its accuracy and programmability make it ideal for use in data deskewing and pulse delay applications, as well as clock timing adjustments.

F ull-scale delay range is set by the combination of an external resistor and capacitor, and can range from 2.5 ns to $10\,\mu s$ for a

single AD 9501. An eight-bit digital word selects a time delay within the full-scale range. When triggered by the rising edge of an input pulse, the output of the AD 9501 will be delayed by an amount equal to the selected time delay (t_D) plus an inherent propagation delay (t_{PD}) .

The AD 9501 is available for a commercial temperature range of 0°C to +70°C in a 20-pin plastic DIP, 20-pin ceramic DIP, and a 20-lead plastic leaded chip carrier (PLCC). Devices fully compliant to MIL-STD-883 are available in ceramic DIPs. Refer to the Analog Devices Military Products Databook or current AD 9501/883B data sheet for detailed specifications.

AD9501- SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS ¹	Operating Temperature Range
Positive Supply Voltage+7 V	AD 9501JN /JP/JQ0°C to +70°C
Digital Input Voltage Range0.5 V to +V _s	AD 9501SQ55°C to +125°C
T rigger/R eset Input Volt. Range0.5 V to +V _S	Storage T emperature Range65°C to +150°C
M inimum R_{SET}	Junction T emperature ² +175°C
Digital Output Current (Sourcing) 10 mA	Lead Soldering Temperature (10 sec) +300°C
Digital Output Current (Sinking) 50 mA	

ELECTRICAL CHARACTERISTICS [$+V_S = +5 \text{ V}$; $C_{EXT} = \text{Open}$; $R_{SET} = 3090 \Omega$ (Full-Scale Range = 100 ns); Pin 8 grounded; and device output connected to Pin 4 RESET input unless otherwise noted]

		Test	0°C to +70°C AD9501JN/JP/JQ		-55°C to +125°C AD 9501SQ				
Parameter	Temp	Level	Min	Тур	Max	Min	Тур	Max	Units
RESOLUTION			8			8			Bits
ACCURACY Differential Nonlinearity Integral Nonlinearity Monotonicity	+25°C +25°C +25°C	 		G uarante	0.5 1 eed		G uarantee	0.5 1 ed	L SB L SB
Latch Input "1" Voltage Latch Input "0" Voltage Logic "1" Voltage Logic "0" Voltage Logic "1" Current Logic "0" Current Digital Input Capacitance Data Setup Time (t _S) ³ Data Hold Time (t _H) ⁴ Latch Pulse Width (t _L) Reset/T rigger Pulse Width (t _R , t _T)	Full Full Full Full +25°C +25°C +25°C +25°C	VI VI VI VI VI VI VV V	2.0	2.5 2.5 3.5 2	0.8 0.8 60 3 5.5	2.3	2.5 2.5 3.5 2	0.8 0.8 60 3 5.5	V V V V μA μA pF ns ns ns
M aximum T rigger Rate ⁵ M inimum Propagation D elay $(t_{PD})^6$ Propagation D elay T empco ⁷ Full-Scale Range T empco D elay U ncertainty R eset Propagation D elay $(t_{RD})^8$ R eset-to-T rigger H oldoff $(t_{THO})^9$ T rigger-to-R eset H oldoff $(t_{RHO})^{10}$ M inimum Output Pulse W idth ¹¹ Output Rise T ime ¹² Output Fall T ime ¹² DAC Settling T ime $(t_{LD})^{13}$ Linear Ramp Settling T ime $(t_{LRS})^{14}$	+25°C +25°C F ull F ull +25°C +25°C +25°C +25°C +25°C +25°C +25°C +25°C +25°C	IV	18	22 25 25 36 53 14.5 4.5 19 7.5 2.3 1.0 30 20	30 17.5 3.5 2.0	18	22 25 25 36 53 14.5 4.5 19 7.5 2.3 1.0 30 20	30 17.5 3.5 2.0	MHZ ns ps/°C ps/°C ps ns ns ns ns ns ns
DIGITAL OUTPUT Logic "1" Voltage (Source 1 mA) Logic "0" Voltage (Sink 4 mA)	Full Full	VI VI	2.4	0.24	0.4	2.4	0.24	0.5	V
POWER SUPPLY ¹⁵ Positive Supply Current (+5.0 V) Power Dissipation Power Supply Rejection Ratio ¹⁶	Full Full	VI VI		69.5	83 415		69.5	83 415	mA mW
Full-Scale Range Sensitivity M inimum Prop D elay Sensitivity	+25°C +25°C	1		0.7 0.45	2.0 1.7		0.7 0.45	2.0 1.7	ns/V ns/V

-2- REV. A

NOTES

¹A bsolute maximum ratings are limiting values, to be applied individually, and beyond which the serviceability of the circuit may be impaired. F unctional operability is not necessarily implied. Exposure to absolute maximum rating conditions for an extended period of time may affect device reliability.

²T ypical thermal impedances: 20-lead plastic leaded chip carrier θ_{JA} = 73°C/W; θ_{JC} = 29°C/W. 20-pin ceramic DIP θ_{JA} = 65°C/W; θ_{JC} = 20°C/W. 20-pin plastic DIP θ_{JA} = 65°C/W; θ_{JC} = 20°C/W.

³Digital data inputs must remain stable for the specified time prior to the positive transition of the LATCH signal.

⁴Digital data inputs must remain stable for the specified time after the positive transition of the LATCH signal.

⁵Programmed delay (t_D) = 0 ns. M aximum self-resetting trigger rate is limited to 6.9 M H z with 100 ns programmed delay. If t_D= 0 ns and external RESET signal is used, maximum trigger rate is 23 M H z.

⁶Programmed delay $(t_D) = 0$ ns. In operation, any programmed delays are in addition to the minimum propagation delay (t_{PD}) .

⁷Programmed delay $(t_D) = 0$ ns. [M inimum propagation delay (t_{PD})].

⁸M easured from 50% transition point of the RESET signal input to the 50% transition point of the falling edge of the output.

⁹M inimum time from the falling edge of RESET to the triggering input to insure valid output pulse, using external RESET pulse.

¹⁰M inimum time from triggering event to rising edge of RESET to insure valid output event, using external RESET pulse. Extends to 125 ns when programmed delay is 100 ns.

 $^{11}\mbox{W}$ hen self-resetting with a full-scale programmed delay.

 12 M easured from +0.4 V to +2.4 V; source = 1 mA; sink = 4 mA.

13M easured from the data input to the time when the AD 9501 becomes 8-bit accurate, after a full-scale change in the program delay data word.

¹⁴M easured from the RESET input to the time when the AD 9501 becomes 8-bit accurate, after a full-scale programmed delay.

 15 Supply voltage should remain stable within $\pm 5\%$ for normal operation.

 ^{16}M easured at +V $_{\text{S}}$ = +5.0 V \pm 5%; specification shown is for worst case.

Specifications subject to change without notice.

EXPLANATION OF TEST LEVELS

Test Level


- I 100% production tested.
- 11 100% production tested at +25°C, and sample tested at specified temperatures.
- III Sample tested only.
- IV Parameter is guaranteed by design and characterization testing.
- V Parameter is a typical value only.
- VI All devices are 100% production tested at +25°C. 100% production tested at temperature extremes for extended temperature devices; sample tested at temperature extremes for commercial/industrial devices.

ORDERING GUIDE

Device	Temperature	Description	Package Option*	
AD 9501JN	0°C to +70°C	20-Pin Plastic DIP	N -20	
AD 9501JP	0°C to +70°C	20-Lead PLCC	P-20A	
AD 9501JQ	0°C to +70°C	20-Pin Ceramic DIP	Q-20	
AD 9501SQ	-55°C to +125°C	20-Pin Ceramic DIP	Q-20	

^{*}N = Plastic DIP; P = Plastic Leaded Chip Carrier; Q = Cerdip.

DIE LAYOUT AND MECHANICAL INFORMATION




MECHANICAL INFORMATION

D ie D imensions	mils
Pad Dimensions	mils
M etalization Alumir	านm
Backing N	one
Substrate Potential Gro	+
Passivation Oxynit	
Die Attach	
Bond Wire 1.25 mil, Aluminum; Ultrasonic Bond	
or 1 mil, Gold; Gold Ball Bond	ding

REV. A -3-

AD9501 PIN DESCRIPTIONS

Pin No.	Name	Function
1	+V _S	Positive voltage supply; nominally +5 V.
2	LATCH	TTL/CMOS register control line. Logic HIGH latches input data D ₀ -D ₇ . Register is transparent for logic LOW.
3	TRIGGER	TTL/CMOS-compatible input. Rising edge triggers the internal ramp generator, and begins the delay cycle.
4	RESET	TTL/CMOS-compatible input. Logic HIGH resets the ramp voltage and OUTPUT.
5	DAC OUTPUT	Output voltage of the internal digital-to-analog converter.
6	C _{EXT}	Optional external capacitor connected to $+V_s$; used with R_{SET} and 8.5 pF internal capacitor to determine full-scale delay range (t_{DFs}).
7	R _{SET}	External resistor to ground, used to determine full-scale delay range (t _{DFS}).
8	OFFSET ADJUST	Normally connected to GROUND. Can be used to adjust minimum propagation delay (t_{PD}) ; see Theory of Operation text.
9	GROUND	Circuit ground return.
10	OUTPUT	TTL-compatible delayed output pulse.
11	+V _S	Positive voltage supply; nominally +5 V.
12-19	D 0-D 7	TTL/CMOS-compatible inputs, used to set the programmed delay of the AD9501 delayed output. D_0 is LSB and D_7 is MSB.
20	GROUND	Circuit ground return.



AD9501 Equivalent Circuits

CAUTION_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD 9501 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



-4- REV. A

THEORY OF OPERATION

The AD 9501 is a digitally programmable delay device. Its function is to provide a precise incremental delay between input and output, proportional to an 8-bit digital word applied to its delay control port. Incremental delay resolution is 10 ps at the minimum full-scale range of 2.5 ns. Digital delay data inputs, latch, trigger and reset are all TTL/CMOS compatible. Output is TTL-compatible.

Refer to the block diagram of the AD 9501.

Inside the unit, there are three main subcircuits: a linear ramp generator, an 8-bit digital-to-analog converter (DAC) and a voltage comparator. The rising edge of the input (TRIGGER) pulse initiates the delay cycle by triggering the ramp generator. The voltage comparator monitors the ramp voltage and switches the delayed output (Pin 10) HIGH when the ramp voltage crosses the threshold set by the DAC output voltage. The DAC threshold voltage is programmed by the user with digital inputs.

Figure 1, the AD 9501 Internal T iming diagram, illustrates in detail how the delay is determined. M inimum D elay (t_{PD}) is the sum of T rigger C ircuit delay, R amp G enerator delay, and C omparator delay.

The Trigger Circuit delay and Comparator delay are fixed; Ramp Generator delay is a variable affected by the rate of change of the linear ramp and (to a lesser degree) the value of the offset voltage described below.

M aximum D elay is the sum of M inimum D elay (t_{PD}) and F ull-Scale Program D elay (t_{DFS}) .

Ramp Generator delay is the time required for the ramp to slew from its reset voltage to the most positive DAC reference voltage (00_H). The difference in these two voltages is nominally 18 mV (with OFFSET ADJUST open) or 34 mV (OFFSET ADJUST grounded).




Figure 1. AD9501 Internal Timing

REV. A -5-

Offset between the two levels is necessary for three reasons. First, offset allows the ramp to reset and settle without reentering the voltage range of the DAC. Second, the DAC may overshoot as it switches to its most positive value (00_H); this could lead to false output pulses if there were no offset between the ramp reset voltage and the upper reference. Overshoot on the ramp could also lead to false outputs without the offset. Finally, the ramp is slightly nonlinear for a short interval when it is first started; the offset shifts the most positive DAC level below this nonlinear region and maintains ramp linearity for short programmed delay settings.

Pin 8 of the AD 9501 is called OFFSET ADJUST (see block diagram) and allows the user to control the amount of offset separating the initial ramp voltage and the most positive DAC reference. This, in turn, causes the Ramp Generator delay to vary.

Figure 2 shows differences in timing which occur if OFFSET ADJUST Pin 8 is grounded or open. The variable Ramp G enerator delay is the major component of the three components which comprise M inimum D elay (t_{PD}) and, therefore, is affected by the connection to Pin 8.

It is preferable to ground Pin 8 because the smaller offset that results from leaving it open increases the possibility of false output pulses. When grounding the pin, it should be grounded

directly or connected to ground through a resistor or potentiometer with a value of 10 $k\Omega$ or less.

C aution is urged when using resistance in series with Pin 8. The possibility of false output pulses, as discussed above, is increased under these circumstances. U sing resistance in series with Pin 8 is recommended only when matching minimum delays between two or more AD 9501 devices; it is not recommended if using a single AD 9501. C hanging the resistance between Pin 8 and ground from zero to $10~\mathrm{k}\Omega$ varies the R amp G enerator D elay by approximately 35%.

The Full-Scale D elay Range (t_{DFS}) can be calculated from the equation:

$$(t_{DFS}) = R_{SET} \times (C_{EXT} + 8.5 pF) \times 3.84$$

Whenever Full-Scale D elay Range is 326 ns or less, C_{EXT} should be left open. Additional capacitance and/or larger values of R_{SET} increase the Linear Ramp Settling T ime, which reduces the maximum trigger rate. When delays longer than 326 ns are required, up to 500 pF can be connected from C_{EXT} to $+V_S$. R_{SET} should be selected in the range from 50 Ω to 10 $k\Omega$. G raph 1 shows typical Full-Scale D elay Ranges for various values of R_{SET} and C_{EXT} .





Figure 2. AD9501 Minimum Delay (t_{PD}) vs. Full-Scale Delay Range (t_{DFS})

-6-

REV. A

Ramp charging current and DAC full-scale current are slaved together in the AD 9501 to minimize delay drift over temperature. To preserve the unit's low drift performance, both R_{SET} and C_{EXT} should have low temperature coefficients. Resistors which are used should be 1% metal film types.

The programmed delay (t_D) is set by the DAC inputs, D_0 - D_7 .



Graph 1. RC Values vs. Full-Scale Delay Range (t_{DFS})

The minimum delay through the AD 9501 corresponds to an input code of $00_{\rm H}$, and FF $_{\rm H}$ gives the full-scale delay. Any programmed delay can be approximated by:

$$t_D = (DAC code/256) \times t_{DFS}$$


T otal delay through the AD 9501 for any given DAC code is equal to:

$$t_{TOTAL} = t_D + t_{PD}$$

As shown on the block diagram, TTL/CM OS latches are included to store the digital delay data. Data is latched when LATCH is HIGH. When LATCH is LOW, the latches are transparent, and the DAC will attempt to follow any changes on inputs D $_0$ -D $_7$.

The System Timing Diagram, Figure 3, shows the timing relationship between the input data and the latch. The DAC settling time (t_{LD}) is approximately 30 ns. After the digital (Programmed Delay) data is updated, a minimum 30 ns must elapse between the time LATCH goes high and the arrival of a TRIGGER pulse to assure rated pulse delay accuracy.

When RESET goes HIGH, the ramp timing capacitor (C_{EXT} + 8.5 pF) is discharged. The RESET input is level-sensitive, and overrides the TRIGGER input. Therefore, any trigger pulse which occurs when RESET is HIGH will not produce an output pulse. As shown on the system timing diagram, Figure 3, the next trigger pulse should not occur before the Linear Ramp Settling Time (t_{LRS}) interval is completed to assure rated pulse delay accuracy.



NOTE: A TRIGGERING EVENT MAY OCCUR AT ANY TIME THE INTERNAL DAC (PROGRAMMED DELAY) IS BEING CHANGED. TRIGGERING EVENTS DURING THE INTERNAL DAC SETTLING TIME MAY NOT GENERATE AN ACCURATE PULSE DELAY.

LATCH PULSE WIDTH TRIGGER-TO-RESET HOLD-OFF **t**RHO **DIGITAL HOLD TIME** RESET-TO-TRIGGER HOLD-OFF t_H t_S t_{THO} - DIGITAL DATA SETUP TIME **RESET PULSE WIDTH** t_R MINIMUM PROPAGATION DELAY - DAC SETTLING TIME t_{LD} t_{PD} TRIGGER PULSE WIDTH RESET PROPAGATION DELAY t_{RD} PROGRAMMED DELAY - LINEAR RAMP SETTLING TIME

Figure 3. AD9501 System Timing

For most applications, OUTPUT can be tied to RESET. This causes the output pulse to be narrow (equal to the Reset Propagation D elay t_{RD}). Alternatively, an external pulse can be applied to RESET. To assure a valid output pulse, however, the delay between TRIGGER and RESET should be equal to or greater than the total delay of $t_{PD} \, + \, t_{D}$ illustrated in the internal timing diagram Figure 1.

As shown in that figure, the capacitor voltage discharges very rapidly and includes a small amount of overshoot and ringing. Rated timing delay will not be realized unless subsequent trigger events are delayed until after the linear ramp settles to its reset voltage value.

The values for the various delay increments in the specification table are based on a Full-Scale D elay Range of 100 ns with OUTPUT tied to RESET (self-resetting operation).

When Full-Scale D elay Range is set for intervals shorter than 100 ns, the rate of change of the linear ramp is increased. This faster rate means the Maximum Trigger Rate shown in the specification table is increased because the Ramp Generator D elay and, consequently, Minimum Propagation D elay t_{PD} become smaller.

Linear Ramp Settling Time t_{LRS} also becomes shorter as Full-Scale D elay Range is decreased. M inimum D elays for various Full-Scale D elay Range values are shown in Figure 2.

APPLICATIONS

The AD 9501 is useful in a wide variety of precision timing applications because of its ability to delay TTL/CMOS pulse edges by increments as small as 10 ps.




Figure 4. AD9501 Typical Circuit Configuration

In Figure 4, the AD 9501 typical circuit configuration, the delayed output is tied back to the RESET input. This will produce a narrow output pulse whose leading edge is delayed by an amount proportional to the 8-bit digital word stored in the onboard latches. For the configuration shown, the output pulse width will be equal to the Reset Propagation Delay ($t_{\rm RD}$). If wider pulses are required, a delay can be inserted between OUTPUT and RESET. If preferred, an external pulse can be used as a reset input to control the timing of the falling edge (and consequently, the width) of the delayed output.

Multiple Signal Path Deskewing

High speed electronic systems with parallel signal paths require that close delay matching be maintained. If delay mismatch (time skew) occurs, errors can occur during data transfer. For these situations, the matching of delays is generally accomplished by carefully matching lead lengths.




Figure 5. Multiple Signal Path Deskewing

-8-

REV. A

T his delay matching is often difficult when using high speed, high-pin-count testers because lead length and circuit impedance can change when the tester setup is changed for different types of devices. The skew which might result from these changes can be compensated by using AD 9501 units as shown in Figure 5.

When deskewing multiple signal paths, a single stimulus pulse is applied to all inputs of the AD 9501s which are used. The delay for each signal path is then measured by the tester's delay measurement circuit. Using a closed loop technique, all delays are equalized by changing the digital value held in the register of each AD 9501. Once all delays have been matched to the desired tolerance, the calibration loop is opened; and the tester is ready to test the new type of device.

Digitally Programmable Oscillator

T wo AD 9501s can be configured as an stable oscillator, as shown in Figure 6.

triggered from a common clock signal. T heir outputs go to the inputs of an RS flip-flop. A digital delay value is applied as an input to each with AD 9501 #2 typically having a larger value than AD 9501 #1.

As shown by the timing portion of the diagram, changing the delay value from one clock cycle to the next generates a pseudorandom pulse whose leading and trailing edge delays are controlled relative to Clock In. The dashed lines illustrate how the programmed delays of the AD 9501 components control both the timing and width of the generator output.

T he frequency (f) and pulse width (t_{pw}) of the pulse generator can be determined as follows:

$$f = f_{CLOCK\ IN}$$
 and:

 $t_{pw} = t_{TOT2} - t_{TOT1}$




Figure 6. Digitally Programmable Oscillator

D elay through each side of the oscillator is determined by the programmed delay (t_D) of each AD 9501 plus the minimum propagation delay (t_{PD}) of each. Increasing the digital value applied to either AD 9501 decreases frequency, just as increasing RC decreases frequency in an analog ring oscillator.

U sing a pair of AD 9501 D elay G enerators as shown allows the user great flexibility because both the frequency and the duty cycle of the oscillator are easily controlled.

F requency of the oscillator output can be established with the equation:

$$f = 1/(2t_{PD} + t_{D1} + t_{D2})$$

when t_{D1} and t_{D2} are the programmed delays of AD 9501 #1 and AD 9502 #2, respectively.

Programmable Pulse Generator

In this application, shown in Figure 7, two AD 9501 units are

with T_{TOT} being equal to each AD 9501's minimum propagation delay (t_{PD}) plus programmed delay (t_{D}). If both AD 9501s are set for the same full-scale delay range, their minimum propagation delays will be approximately the same, and the pulse width will be approximately equal to the difference in programmed delays.

Digital Delay Detector

An unknown digital delay can be measured by applying a repetitive clock to the circuit shown in Figure 8.

The pictured delay detector works in a manner similar to a successive approximation ADC; in this circuit, however, a D-type flip-flop replaces the ADC's voltage comparator.

To calibrate the circuit, short out the unknown delay and apply the clock input to both AD 9501 units.

REV. A _9-




Figure 7. Programmable Pulse Delay Generator

AD 9501 #1 should be programmed so its delay is greater than the zero-set programmed delay of AD 9501 #2. To accomplish this, continue to apply clock pulses and increment the digital data into AD 9501 #1 until the output of the successive approximation register (SAR) is 02H (00000010) or greater. At this point, the delay through AD 9501 #1 is slightly longer than the delay through AD 9501 #2, making it possible to use the SAR

output as the zero reference point for measuring the unknown delay when it is reinserted into the circuit.

T his calibration procedure compensates for the setup time of the flip-flop, stray circuit delays and other nonideal characteristics which are an inherent part of any circuit.

Eight cycles of the clock input are required to determine the value of the unknown delay.




Figure 8. Digital Delay Detector

-10- REV. A

Analog Settling Time Measurement

T his circuit, shown in Figure 9, functions in a manner similar to the digital delay detector; for this application, too, the clock must be repetitive. As in the delay detector, AD 9501 #1 is used to cancel the propagation delay of AD 9501 #2, propagation delay of the comparators, stray delays, etc. To accomplish this, use the calibration procedure described earlier for the digital delay generator.

The difference between the two circuits is in the detection method. The register of the digital delay is replaced by a window comparator for the analog settling measurement.

Threshold voltages V1 and V2 are set for the desired tolerance around the final value of the DUT output signal. As shown in the lower portion of the diagram, the output of the detector is high when the analog output signal of the converter is within the limits set by V_1 and V_2 .

Therefore, the settling time can be measured by starting the delay of AD 9501 #2 at its maximum setting and decrementing it until the window comparator goes low. The difference between the DAC codes applied to AD 9501 #2 and AD 9501 #1 is a measure of the settling time of the D/A converter being tested.




Figure 9. Analog Settling Time Measurement

Layout Considerations

Although the inputs and output of the AD 9501 are digital, the delay is determined by analog circuits. This makes it critical to use high speed analog circuit layout techniques to achieve rated performance.

The ground plane should be on the component side of the board and extend under the AD 9501 to shield it from digital

switching signals. M ost socket assemblies add significant inter-lead capacitance, and should be avoided whenever possible. If sockets must be used, individual pin sockets such as AMP part number 6330808-0 (closed knock-out end) or 6-330808-3 (open end) should be used.


Power supply decoupling is also critical for high speed design; a 0.1 μF capacitor should be connected as close as possible to each supply pin.

REV. A -11-


OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

Suffixes JQ and SQ



Suffix JN



Suffix JP

